[OpenPOWER-HDL-Cores] microwatt tlb
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Mon Mar 30 09:35:19 UTC 2020
On Monday, March 30, 2020, Paul Mackerras <paulus at ozlabs.org> wrote:
> Thanks for the comments and the pointers. We do already have stall
> signals in microwatt, but the way it works is pretty simple so far.
> The pipelined, in-order execution structure basically comes from
> Anton's initial work, so I don't think we'll be throwing that out.
> We will continue to make readability and understandability a focus,
> and I for one will try to add more code comments as I work on it to
> make it easier to follow.
it's pretty damn good already, paul. one suggestion, put spec version book
section and pagenum into the comments?
btw the parsing of 3.0B PDF integer, LDST and Logical ops went "ok",
codegenerator first syntax recognising simple lines (RT) <- X*4
we will need at least 3 generators (64 bit c code for pearpc, python
simulator, and nmigen) so will make it modular, therefore creating VHDL and
Chisel generators that autocreate code fragments should be a two day job
each and would result in autogenerated HDL for 80% of the 3.0B spec (!)
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the OpenPOWER-HDL-Cores